QingKeV4 Processor Manual.PDF

The scope of application version upload time size
CH583,CH582,CH581 CH32V203C6T6,K8T6,C8U6,C8T6,CH32V303CBT6,RBT6,RCT6,VCT6 CH32V305RBT6,CH32V307RCT6,VCT6,CH32V208CBU6,RBT6,WBU6 1.0 2022-07-25 404KB
QingKeV4 processor manual. The Qingke V4 microprocessor is based on the standard RISC-V instruction set architecture. An in-house developed 32-bit general-purpose MCU microprocessor. It supports RV32IMACF instruction set and extension for byte and halfword operation compressed instructions. It also supports interrupt nesting, Hardware Push Enable (HPE), Vector Table Free (VTF), several low power modes, enhanced 2-wire debug interface for standard RISC-V debug, and Physical Memory Protection (PMP), etc.
download

relation files

file name file content
CH32F20xDS0.PDF CH32F20x datasheet. A general-purpose microcontroller based on 32-bit Cortex-M3 core. The CH32F20X is equipped with abundant peripheral sources, such as USB2.0 host/device controller, BLE5.3, Ethernet, CAN controllers, 12-bit DAC/ADC, 8 USARTs/UARTs, motor timer, OPA, dual DMA controllers, and so on.
CH32V20x_30xDS0.PDF CH32V20X_30X datasheet. A general-purpose microcontroller based on 32-bit RISC-V architecture. It features high-efficiency interrupt response, standard flash protection, hardware division and floating-point operation. It is equipped with abundant peripheral sources, such as USB2.0 host/device controller, BLE5.3, Ethernet, CAN controllers, 12-bit DAC/ADC, 8 USARTs/UARTs, motor timer, OPA, dual DMA controllers and so on.
CH583DS1.PDF CH583 datasheet. An MCU based on 32-bit RISC-V instruction set integrated with BLE wireless communication. 448K ROM. 32K SRAM. 0.3uA Min current in low-power mode. It integrates 2 independent full-speed USB host/device controllers and transceiver, 12-bit ADC, touch-key detection module, RTC, power management and other peripheral resources. It provides BLE protocol stack and API.